




# STB9NK90Z, STF9NK90Z STP9NK90Z, STW9NK90Z

N-channel 900 V, 1.1  $\Omega$ , 8 A, TO-220, TO-220FP, D<sup>2</sup>PAK, TO-247  
Zener-protected SuperMESH™ Power MOSFET

## Features

Type	V <sub>DSS</sub>	R <sub>DS(on) max.</sub>	I <sub>D</sub>	P <sub>w</sub>
STB9NK90Z	900V	<1.3 $\Omega$	8A	160 W
STW9NK90Z				160 W
STP9NK90Z				160 W
STF9NK90Z				40 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized



## Application

- Switching applications

## Description

The SuperMESH™ series is obtained through an optimization of STMicroelectronics' well-established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly lower, it also ensures very good dv/dt capability for the most demanding applications. This series complement STs' full range of high voltage power MOSFETs.

Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB9NK90Z	B9NK90	D <sup>2</sup> PAK	Tape and reel
STF9NK90Z	F9NK90Z	TO-220FP	Tube
STP9NK90Z	P9NK90Z	TO-220	
STW9NK90Z	W9NK90Z	TO-247	

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		TO-220, D <sup>2</sup> PAK TO-247	TO-220FP	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	900		V
V <sub>GS</sub>	Gate-source voltage	± 30		V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8	8 <sup>(1)</sup>	A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100 °C	5	5 <sup>(1)</sup>	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	32	32 <sup>(1)</sup>	A
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	160	40	W
	Derating Factor	1.28	0.32	W/°C
Vesd(G-S)	G-S ESD (HBM C=100 pF, R=1.5 kΩ)	4		KV
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5		V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s;T <sub>C</sub> =25°C)	--	2500	V
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150		°C

- Limited only by maximum temperature allowed
- Pulse width limited by safe operating area
- $I_{SD} \leq 10 \text{ A}$ ,  $di/dt \leq 200 \text{ A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_j \leq T_{Jmax}$ .

**Table 3. Thermal data**

Symbol	Parameter	Value			Unit
		TO-220 D <sup>2</sup> PAK	TO-220FP	TO-247	
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.78	3.1	0.78	°C/W
R <sub>thj-a</sub>	Thermal resistance junction-ambient max	62.5		50	°C/W
T <sub>l</sub>	Maximum lead temperature for soldering purpose	300			°C

**Table 4. Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>j</sub> max.)	8	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> =25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	300	mJ

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified)

**Table 5. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$ , $V_{GS} = 0$	900			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{max rating}$ , $V_{DS} = \text{max rating @ } 125\text{ °C}$			1 50	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{ V}$ , $V_{DS} = 0$			$\pm 10$	$\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100\text{ }\mu\text{A}$	3	3.75	4.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$ , $I_D = 3.6\text{ A}$		1.1	1.3	$\Omega$

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0$		2115		pF
$C_{oss}$	Output capacitance		-	190	-	pF
$C_{rss}$	Reverse transfer capacitance				40	pF
$C_{oss\text{ eq}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0$ , $V_{DS} = 0\text{ to } 720\text{ V}$	-	115	-	pF
$Q_g$	Total gate charge	$V_{DD} = 720\text{ V}$ , $I_D = 8\text{ A}$ $V_{GS} = 10\text{ V}$		72		nC
$Q_{gs}$	Gate-source charge		-	14	-	nC
$Q_{gd}$	Gate-drain charge				38	nC

1.  $C_{oss\text{ eq}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on delay time Rise Time	$V_{DD} = 450 \text{ V}$ , $I_D = 4 \text{ A}$ , $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$	-	22 13	-	ns ns
$t_{d(off)}$ $t_f$	Turn-off delay time Fall time		-	55 28	-	ns ns

**Table 8. Source drain diode**

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
$I_{SD}$	Source-drain current		-		8	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				32	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 8 \text{ A}$ , $V_{GS} = 0$	-		1.6	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 8 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 50 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$	-	950 10 21		ns $\mu\text{C}$ A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300  $\mu\text{s}$ , duty cycle 1.5%

**Table 9. Gate-source Zener diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}$ (open drain)	30	-		V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220, D<sup>2</sup>PAK




Figure 3. Thermal impedance for TO-220, D<sup>2</sup>PAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

