

Single-Channel: 6N138M, 6N139M Dual-Channel: HCPL2730M, HCPL2731M (Preliminary) Low Input Current High Gain Split Darlington Optocouplers

Features

- Low current 0.5mA
- Superior CTR-2000%
- Superior CMR-10kV/µs
- CTR guaranteed 0-70°C
- U.L. recognized (File # E90700, Vol. 2)
- VDE recognition (pending)
 - Ordering option V, e.g., 6N138VM
- Dual Channel HCPL2730M, HCPL2731M (coming soon)

Applications

- Digital logic ground isolation
- Telephone ring detector
- EIA-RS-232C line receiver
- High common mode noise line receiver
- µP bus isolation
- Current loop receiver

Description

The 6N138M/9M and HCPL2730M/31M optocouplers consist of an AlGaAs LED optically coupled to a high gain split darlington photodetector.

The split darlington configuration separating the input photodiode and the first stage gain from the output transistor permits lower output saturation voltage and higher speed operation than possible with conventional darlington phototransistor optocoupler. In the dual channel devices, HCPL2730M/HCPL2731M, an integrated emitter-base resistor provides superior stability over temperature.

The combination of a very low input current of 0.5mA and a high current transfer ratio of 2000% makes this family particularly useful for input interface to MOS, CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as well as high fan-out TTL requirements. An internal noise shield provides exceptional common mode rejection of 10 kV/µs.

Related Resources

Absolute Maximum Ratings (T_A = 25°C unless otherwise specified)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Value	Units	
T _{STG}	Storage Temperature	-40 to +125	°C	
T _{OPR}	Operating Temperature		-40 to +100	°C
T _{SOL}	Lead Solder Temperature (Wave solder only. S reflow profile graph on page 13 for SMD mount	260 for 10 sec	°C	
EMITTER				
I _F (avg)	DC/Average Forward Input Current	Each Channel	20	mA
I _F (pk)	Peak Forward Input Current (50% duty cycle, 1 ms P.W.)	Each Channel		mA
I _F (trans)	Peak Transient Input Current – (≤1µs P.W., 300	1.0	А	
V _R	Reverse Input Voltage Each Channel		5	V
P _D	Input Power Dissipation ⁽¹⁾ Each Channel		35	mW
DETECTO	R			
I _O (avg)	Average Output Current	Each Channel	60	mA
V _{ER}	Emitter-Base Reverse Voltage	6N138M and 6N139M	0.5	V
V _{CC} , V _O	Supply Voltage, Output Voltage	6N138M and HCPL2730M	-0.5 to 7	V
		6N139M and HCPL2731M	-0.5 to 18	
Po	Output Power Dissipation ⁽¹⁾	Each Channel	100	mW

Note:

1. No derating required for devices operated within the T_{OPR} specification (6N138 and 6N139 only). HCPL2730 and HCPL2731 derating TBD.

Electrical Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified. Typical value is measured at } T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5.0\text{V.})$

Individual Component Characteristics

Symbol	Parameter	Test Conditions		Device	Min.	Тур.	Max.	Unit
EMITTER				1				
V _F	Input Forward Voltage		T _A = 25°C	All		1.30	1.7	V
		Each channel (I _F = 1.6r	mA)				1.75	
BV _R	Input Reverse Breakdown Voltage	$T_A = 25^{\circ}C, I_R = 10\mu A$	$T_A = 25^{\circ}C, I_R = 10\mu A$		5.0	19		V
$\Delta V_F / \Delta T_A$	Temperature Coefficient of Forward Voltage	I _F = 1.6mA		All		-1.94		mV/°C
DETECTO	3			'		•	•	
I _{OH}	Logic HIGH Output Cur-	$I_F = 0mA, V_O = V_{CC} = 18V$		6N139M	0.0	0.0036	100	μΑ
	rent		Each Channel	HCPL2731M				
		$I_F = 0mA$, $V_O = V_{CC} = 7V$		6N138M		0.001	250	
			Each Channel	HCPL2730M				
I _{CCL}	Logic LOW supply	I _F = 1.6mA, V _O = Open, V _{CC} = 18V		6N138M, 6N139M		0.4	1.5	mA
			V _{CC} = 18V	HCPL2731M		3		
		$V_{O1} = V_{O2} = Open$	V _{CC} = 7V	HCPL2730M				
I _{CCH}	Logic HIGH Supply	gic HIGH Supply $I_F = 0$ mA, $V_O = 0$ pen, V	/ _{CC} = 18V	6N138M, 6N139M		0.0003	10	μA
		$I_{F1} = I_{F2} = 0mA,$ $V_{O1} = V_{O2} = Open$	V _{CC} = 18V	HCPL2731M			20	
		$V_{O1} = V_{O2} = Open$	V _{CC} = 7V	HCPL2730M				

Transfer Characteristics

Symbol	Parameter	Test Conditions	Device	Min.	Тур.	Max.	Unit	
COUPLE	D			1		-		
CTR	Current Transfer	$I_F = 0.5 \text{mA}, V_O = 0.4 \text{ V}, V_{CC} = 4.5 \text{ V}$	V 6N139M	400	2000		%	
	Ratio ⁽²⁾⁽³⁾	Each Chan	nel HCPL2731M			1		
		$I_F = 1.6 \text{mA}, V_O = 0.4 \text{ V}, V_{CC} = 4.5 \text{ V}$	V 6N139M	500	1600			
		Each Chan	nel HCPL2731M					
		$I_F = 1.6 \text{mA}, V_O = 0.4 \text{ V}, V_{CC} = 4.5 \text{ V}$	V 6N138M	300	1600			
		Each Chan	nel HCPL2730M					
V _{OL}	Logic LOW Output	$I_F = 0.5 \text{mA}, I_O = 2 \text{mA}, V_{CC} = 4.5 \text{V}$	6N139M		0.05	0.4	V	
		$I_F = 1.6 \text{mA}, I_O = 8 \text{mA}, V_{CC} = 4.5 \text{V}$	6N139M		0.093	0.4		
		Each Chan	nel HCPL2731M			1		
		$I_F = 5mA$, $I_O = 15mA$, $V_{CC} = 4.5V$	6N139M		0.13	0.4		
			Each Chan	nel HCPL2731M			1	
		I _F = 12mA, I _O = 24mA, V _{CC} = 4.5	/ 6N139M		0.18	0.4		
		Each Chan	nel HCPL2731M			1		
		I _F = 1.6mA, I _O = 4.8mA, V _{CC} = 4.5	5V 6N138M	0.06	0.06	0.4	1	
		Each Chan	nel HCPL2730M	1		1		

Electrical Characteristics (Continued)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified. Typical value is measured at } T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5.0\text{V.})$

Switching Characteristics ($V_{CC} = 5V$)

Symbol	Parameter	Test Condit	ions	Device	Min.	Тур.	Max.	Uni
t _{PHL}	Propagation Delay	$R_L = 4.7k\Omega$, $I_F = 0.5mA$		6N139M			30	μs
	Time to Logic LOW ⁽³⁾ (Fig. 12)		T _A = 25°C			2.5	25	
	LOW(*) (Fig. 12)	$R_L = 4.7 k\Omega, I_F = 0.5 mA$		HCPL2731M			120	
		Each Channel	T _A = 25°C				100	
		$R_L = 270\Omega, I_F = 12mA$		6N139M			2	
			T _A = 25°C			0.24	1	ĺ
		$R_L = 270\Omega, I_F = 12mA, Ea$	ach Channel	HCPL2730M			3	ĺ
			T _A = 25°C	HCPL2731M			2	ĺ
		$R_L = 2.2k\Omega, I_F = 1.6mA$		6N138M			15	1
			T _A = 25°C			1	10	ĺ
		$R_L = 2.2k\Omega, I_F = 1.6mA, E$	ach Channel HCPL2731M			25		
			T _A = 25°C	HCPL2730M			20	ĺ
t _{PLH}	Propagation Delay Time to Logic HIGH ⁽³⁾ (Fig. 12)	$R_L = 4.7 k\Omega, I_F = 0.5 mA$		6N139M			90	μs
			Each Channel	HCPL2731M				
		$R_L = 4.7k\Omega, I_F = 0.5mA, T$	_A = 25°C	6N139M	13.6	13.6	60	
			Each Channel	HCPL2731M				
		$R_L = 270\Omega, I_F = 12mA$		6N139M			10	
			T _A = 25°C			1.3	7	ĺ
		$R_L = 270\Omega$, $I_F = 12mA$, Ea	ach Channel	HCPL2730M HCPL2731M			15	
			T _A = 25°C				10	
		$R_L = 2.2k\Omega, I_F = 1.6mA$		6N138M			50	
			Each Channel	HCPL2730M HCPL2731M				
		$R_L = 2.2k\Omega, I_F = 1.6mA, T$	_A = 25°C	6N138M	7.3 35	35	ĺ	
			Each Channel	HCPL2730M HCPL2731M				
. -	Common Mode Transient Immunity at Logic $HIGH^{(4)}$ (Fig. 13) $I_F = 0m$ $R_L = 2$.	$I_F = 0 \text{mA}, V_{CM} = 10 V_{P-P}$ $R_L = 2.2 \text{k}\Omega$, T _A = 25°C,	6N138M 6N139M	1,000	1,000 10,000		V/µ
			Each Channel	HCPL2730M HCPL2731M				
ICM _L I	Common Mode Transient	Insient $T_A = 25^{\circ}C$		6N138M 1 6N139M	1,000 10,0	10,000		V/µ
	Immunity at Logic LOW ⁽⁴⁾ (Fig. 13)		Each Channel	HCPL2730M HCPL2731M				

Electrical Characteristics (Continued)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified. Typical value is measured at } T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5.0\text{V.})$

Isolation Characteristics

Symbol	Characteristics	Test Conditions	Min.	Тур.	Max.	Unit
V _{ISO}	Withstand Insulation Test Voltage ⁽⁵⁾	$\begin{aligned} RH &\leq 50\%, T_A = 25^{\circ}C, I_{I\text{-}O} \leq 10 \mu A, \\ 50Hz, t &= 1 \text{ min.} \end{aligned}$	5000			V _{RMS}
R _{I-O}	Resistance (Input to Output) ⁽⁵⁾	V _{I-O} = 500VDC		10 ¹¹		Ω
C _{I-O}	Capacitance (Input to Output) ⁽⁵⁾⁽⁶⁾	f = 1MHz, V _{I-O} = 500V		1		pF
I _{I-I}	Input-Input Insulation Leakage Current ⁽⁷⁾	$RH \le 45\%$, $V_{I-I} = 500VDC$, $t = 5s$, $HCPL2730M/2731$ only		0.005		μΑ
R _{I-I}	Input-Input Resistance ⁽⁷⁾	V _{I-I} = 500VDC, HCPL2730M/2731M only		10 ¹¹		Ω
C _{I-I}	Input-Input Capacitance ⁽⁷⁾	f = 1MHz, HCPL2730M/2731M only		0.03		pF

Notes:

- Current Transfer Ratio is defined as a ratio of output collector current, I_O, to the forward LED input current, I_E, times 100%.
- 3. Pin 7 open. (6N138M and 6N139M only)
- 4. Common mode transient immunity in logic HIGH level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal V_{CM}, to assure that the output will remain in a logic HIGH state (i.e., V_O > 2.0V). Common mode transient immunity in logic LOW level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic LOW state (i.e., V_O < 0.8V).</p>
- 5. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- 6. For dual channel devices, C_{I-O} is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
- 7. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.

Typical Performance Curves

Fig. 4 LED Forward Current vs. Forward Voltage




Fig. 6 Current Transfer Ratio vs. Forward Current (6N138M / 6N139M Only)




Fig. 8 Current Transfer Ratio vs. Base-Emitter Resistance (6N138M / 6N139M Only)




Fig. 5 LED Forward Voltage vs. Temperature




Fig. 7 Normalized Current Transfer Ratio vs. Ambient Temperature (6N138M / 6N139M Only)






Fig. 9 Output Current vs. Input Diode Forward Current (6N138M / 6N139M Only)



Ordering Information

Option	Example Part Number	Description
· ·		·
No Suffix	6N138M	Standard Through Hole Device, 50 pcs per tube
S	6N138SM	Surface Mount Lead Bend
SD	6N138SDM	Surface Mount; Tape and reel
V	6N138VM	IEC60747-5-2 approval pending (VDE)
TV	6N138TVM	IEC60747-5-2 approval pending (VDE); 0.4" lead spacing
SV	6N138SVM	IEC60747-5-2 approval pending (VDE); surface mount
SDV	6N138SDVM	IEC60747-5-2 approval pending (VDE); surface mount; tape and reel

Marking Information



Definitions					
1	Fairchild logo				
2	Device number				
3	VDE mark (Note: Only appears on parts ordered with VDE option – See order entry table) (pending approval)				
4	Two digit year code, e.g., '07'				
5	Two digit work week ranging from '01' to '53'				
6	Assembly package code				

Note:

'HCPL' devices are marked only with the numerical characters (for example, HCPL2730 is marked as '2730').

The 'M' suffix on the part number is an order identifier only. It is used to identify orders for the white package version. The 'M' does not appear on the device's top mark.