



1. Description

These N-Channel enhancement mode power field effect transistors are produced using KIA's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

2. Features

- 65A, 60V, $R_{DS(on)} = 0.016\Omega$ @ $V_{GS} = 10\text{ V}$
- Low gate charge (typical 48nC)
- Low C_{rss} (typical 32.5pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175° maximum junction temperature rating

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain



4. Absolute maximum ratings

($T_C = 25 \text{ }^{\circ}\text{C}$, unless otherwise specified)

Parameter	Symbol	Rating	Units
Drain-source voltage	V_{DSS}	60	V
Drain current	I_D	65	A
		40	A
Drain current pulsed (note 1)	I_{DM}	260	A
Gate-source voltage	V_{GSS}	± 20	V
Single pulsed avalanche energy (note 2)	E_{AS}	650	mJ
Avalanche current (note 1)	I_{AR}	65	A
Repetitive avalanche energy (note 1)	E_{AR}	15.0	mJ
Peak diode recovery dv/dt (note 3)	dv/dt	7.0	V/ns
Power dissipation	P_D	150	W
		1.00	W/ $^{\circ}\text{C}$
Operating and Storage temperature range	T_J, T_{STG}	-55 ~ +175	$^{\circ}\text{C}$
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	T_L	300	$^{\circ}\text{C}$

5. Thermal characteristics

Parameter	Symbol	Min	Max	Unit
Thermal resistance, Junction-to-case	$R_{\theta JC}$		1.00	$^{\circ}\text{C}/\text{W}$
Thermal resistance, case-to-sink	$R_{\theta CS}$	0.5		$^{\circ}\text{C}/\text{W}$
Thermal resistance, Junction-to-ambient	$R_{\theta JA}$		62.5	$^{\circ}\text{C}/\text{W}$

6. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Off characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60			V
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	$I_{\text{D}}=250\mu\text{A}$, referenced to 25°C		0.07		$\text{V}/^\circ\text{C}$
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$		1		μA
		$V_{\text{DS}}=48\text{V}, T_C=150^\circ\text{C}$		10		μA
Gate-body leakage current	Forward	$V_{\text{GS}}=20\text{V}, V_{\text{DS}}=0\text{V}$		100		nA
	Reverse	$V_{\text{GS}}=-20\text{V}, V_{\text{DS}}=0\text{V}$		-100		nA
On characteristics						
Gate threshold voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.0		4.0	V
Static drain-source on-resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=39\text{A}$		0.015	0.016	Ω
Forward transconductance	g_{FS}	$V_{\text{DS}}=25\text{V}, I_{\text{D}}=32.5\text{A}$ (note4)			100	S
Dynamic characteristics						
Input capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$		2000		pF
Output capacitance	C_{oss}			450		pF
Reverse transfer capacitance	C_{rss}			32.5		pF
Switching characteristics						
Turn-on delay time	$t_{\text{d(on)}}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=39\text{A}, R_{\text{G}}=4.7\Omega$ $R_D=0.77\Omega, V_{\text{GS}}=10\text{V}$ (note4,5)		12		ns
Turn-on rise time	t_r			33		ns
Turn-off delay time	$t_{\text{d(off)}}$			41		ns
Turn-off fall time	t_f			12		ns
Total gate charge	Q_g	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=39\text{A}, V_{\text{GS}}=10\text{V}$ (note4,5)		40		nC
Gate-source charge	Q_{gs}			8		nC
Gate-drain charge	Q_{gd}			12		nC
Drain-source diode characteristics and maximum rating						
Maximum continuous drain-source diode forward current	I_s				65	A
Maximum pulsed drain-source diode forward current	I_{SM}				260	A
Drain-source diode forward voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_s=65\text{A}$			1.5	V
Reverse recovery time	t_{rr}	$V_{\text{GS}}=0\text{V}, I_s=65\text{A}$ $dI_F/dt=100\text{A}/\mu\text{s}$ (note4)		60		ns
Reverse recovery charge	Q_{rr}			100		μC

Note: 1. repetitive rating:pulse width limited by maximum junction temperature







2. $L=180\mu\text{H}, I_{AS}=65\text{A}, V_{\text{DD}}=25\text{V}, R_{\text{G}}=25\Omega$, staring $T_J=25^\circ\text{C}$

3. $I_{SD} \leq 65\text{A}, di/dt \leq 100\text{A}/\mu\text{s}, V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, staring $T_J=25^\circ\text{C}$

4. Pulse test:pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

5. Essentially independent of operating temperature

7. Test circuits and waveforms






Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms

